Performance Verification of a Real-Time Digital Signal Processing System Based on FPGA
Abstract
The design adopts a co-design approach of RTL and HLS, combined with hierarchical clocking and a double-buffering mechanism, to accelerate hardware implementation of algorithms such as FFT and filtering. Experimental results show that at a single-channel rate of 1 GSps,
the system achieves a throughput of 2.03 Gbps with a latency of 3.42 ?s. In eight-channel mode, throughput reaches 8.12 Gbps with a power
consumption of 21.5 W. Functional verification confirmed consistency between output and simulation, while demodulation accuracy met communication requirements, demonstrating the efficiency and reliability of FPGA-based real-time processing.
Keywords
Full Text:
PDFReferences
[1] Kumar N B, Bhaskar S K. Real-Time Power Quality Event Monitoring System Using Digital Signal Processor for Smart Metering
Applications[J]. Journal of Electrical Engineering & Technology, 2023, 18(4):3179-3190.
[2] S H W, B A J, H K B, et al. Design and Integrate Real Time Clock and Temperature Digital Signal Processing with ARM System[J].
Journal of Physics: Conference Series, 2021, 1755(1):012015-.
[3] Tang S, Stangl A, Magar A M, et al. Design and implementation of a real-time digital signal processing system using PIC24 microcontroller and wireless GUI control[J]. International Journal of Computer Applications in Technology, 2020, 64(3).
[4] Sensor Research; New Findings from Pukyong National University in the Area of Sensor Research Described (Real-time Filtering and
Ecg Signal Processing Based On Dual-core Digital Signal Controller System)[J]. Electronics Newsweekly, 2020.
[5] Thang N B, Tri D P, Phuoc T N, et al. Real-time Filtering and ECG Signal Processing Based on Dual-Core Digital Signal Controller
System[J]. IEEE Sensors Journal, 2020, 1-1.
[6] Yan H, Zhao W, Guo X, et al. Optimized real-time homodyne detection of bright pico-second twin beams by digital signal processing[J].
Optics letters, 2025, 50(5):1727-1730.
[7] Jain M, Maini S, Jain S. FPGA Implementation of Power-efficient Multipliers for Digital Signal Processing Applications[J]. Recent Advances in Electrical & Electronic Engineering, 2025, 18(7):1036-1052.
[8] Hu S, Zheng T, Bian C, et al. FPGA Implementation for 24.576-Gbit/s Optical PAM4 Signal Transmission with MLP-Based Digital PreDistortion[J]. Sensors, 2024, 24(23):7872-7872.
[9] Flaxer E. Analysis Synthesis and Implementation of Linear Energy Mixer by a Real-time Digital Signal Procesor[J]. Instruments and
Experimental Techniques, 2024, 67(3):484-493.
[10] Hu X, Olgun G, Assaad H R. An intelligent BIM-enabled digital twin framework for real-time structural health monitoring using wireless IoT sensing, digital signal processing, and structural analysis[J]. Expert Systems With Applications, 2024, 252(PA):124204-.
DOI: http://dx.doi.org/10.70711/aitr.v3i3.8034
Refbacks
- There are currently no refbacks.